main.v
module main ( input btn, output reg led ); initial begin led = 0; end always @(posedge btn) begin led <= ~led; end endmodule
完成